Abstract. The effect of N 2 O anneal on channel mobility of inversion-type 4H-SiC n-channel MOSFET has been systematically investigated. It is found that the mobility increases with increasing anneal temperature from 900 to 1150°C. The highest field effect mobility of 30 cm 2 /Vs is achieved by 1150°C anneal for 3 h, which is about 20 times higher than that for non-annealed MOSFET. In order to investigate the oxide reliability, TDDB measurement has been performed on SiO 2 grown on n-type 4H-SiC. The oxide lifetime is found to be drastically improved by N 2 O anneal.
Introduction
Nitridation process using NO or N 2 O gas has been regarded as a leading method to improve the extremely low channel mobility which has hampered the realization of high-performance 4H-SiC MOSFET. The effect of nitridation process has been investigated in some reports [1, 2] , and the improvement of the channel mobility for SiC power MOSFET has been accelerated. However, details of the nitridation effects, such as dependency on anneal condition have not been studied so much. Another crucial issue for the realization of MOSFET is the oxide reliability. Previous reports about the reliability of SiO 2 on SiC have been quite limited [3, 4] . In the expectation for SiC devices in a harsh environment such as at high temperatures, investigation and improvement of the oxide reliability are inevitably required.
In this paper, the electrical characteristics of inversion-type 4H-SiC MOSFET and the oxide reliability are discussed. The channel mobility of N 2 O annealed MOSFET under various conditions is systematically assessed. The reliability of nitrided oxide is studied by time dependent dielectric breakdown (TDDB) using n-type 4H-SiC MOS capacitor. It is found that the N 2 O anneal drastically improves the oxide lifetime.
Experiment
N-channel MOSFET has been fabricated using p-type epitaxial layer (N a -N d =1×10 16 cm -3 ) on p-type 4H-SiC(0001) off-axis substrate. N + implantation was carried out to form the source/drain regions and activation anneal was performed in Ar at 1500ºC for 30 min. The gate oxide was thermally grown in H 2 O+O 2 (wet) ambience at 1150°C and annealed in N 2 O ambience at 900∼1150°C. The oxide thickness (d ox ) is typically 40∼70 nm. Al is used for contact metals. The width (W) and length (L) of the channel region are 100 µm and 10 µm, respectively.
For the assessment of oxide reliability, MOS capacitors have been also fabricated using n-type 4H-SiC epitaxial layers with a net donor concentration of 1×10 16 cm -3 and a thickness of 10 µm. Thermal oxides grown at 1150°C by wet oxidation was annealed in N 2 O at 1150°C for 3 h. Gate electrode with an area of 1.29×10 -3 cm 2 was formed with poly-Si. For an ohmic contact, Al was evaporated on the back-side substrate. A constant-current stress (CCS) was applied to the gate oxide in the accumulation mode at from 300 to 423 K. A 4156C precision semiconductor parameter analyzer was used and the current density was fixed to be 0.5 mA/cm 2 , corresponding to an electric field of about 9 MV/cm.
Results and discussion
Channel Mobility. The peak value of the field effect mobility versus anneal temperature is plotted in fig. 2 . The samples were annealed at different temperatures from 900 to 1150°C for 1, 3, or 6 h. Compared to non-annealed sample, there is no significant improvement of the mobility for the sample annealed at 900°C for 1 h. However, obvious increase of the mobility is observed by increasing the anneal temperature and 14 cm 2 /Vs is achieved by the N 2 O anneal at 1150°C for 1 h, indicating that the nitridation of the MOS interface is enhanced at higher temperatures. It is reported that the MOS interface quality is improved by the anneal using NO or N 2 O gas because the origins of interface traps are formed into C-N or Si-N [5] . With the anneal time of 3 h and 6 h, the channel mobility is also improved by increasing the anneal temperature. At fixed anneal temperature, a higher mobility is attained for the sample annealed for 3 h compared to 1 h, suggesting that the improvement of the MOS interface quality is progressed for 3 h. However, the channel mobility obtained for the sample annealed for 6 h is similar to the sample annealed for 3 h at the anneal temperature of 1100 and 
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1150°C. The highest mobility of 30 cm 2 /Vs, which is 20 times higher than that for the sample without N 2 O anneal, is achieved by N 2 O anneal at 1150°C for 3 h.
Oxide Reliability. Figure 3 shows typical current-electric field characteristics for the MOS capacitors. The gate oxide with a thickness of 40∼45 nm was grown by wet oxidation. For nitridation of the oxide, N 2 O anneal was carried out at 1150°C for 3 h. At an electric field up to 5 MV/cm, the leakage current is under the detection limit. The current exponentially increases above 5 MV/cm and the current is in accordance with the theoretical F-N tunnelling current. The barrier height estimated from the F-N current plot is 2.6 eV for both of the samples with and without N 2 O anneal. The oxide breaks down at about 10 MV/cm. There is no significant difference in the oxide breakdown characteristics for the samples with and without N 2 O anneal.
Time dependent dielectric breakdown measurement is performed for the MOS capacitors at temperatures of 300, 353 and 423 K. The Weibull plots for the samples with and without N 2 O anneal are shown in fig. 4 . In the figure, Q BD is the injected charge to breakdown and F is a cumulative failure rate. At 300 K, the Q BD for the sample without N 2 O anneal (closed circles) distributes from 5×10 -4 to 1.5×10 -1 C/cm 2 . The Q BD of time to 80% failure is around 0.1 C/cm 2 , which is quite smaller than the value for SiO 2 on Si (more than 10 C/cm 2 [6] ). Since SiC devices are expected for power applications under severe conditions such as high power and high temperature, improvement of the oxide reliability is extremely important. As shown in fig. 4 , Q BD distribution shifts to the higher values by N 2 O anneal, and at time to 80% failure, 30 times larger Q BD of 3 C/cm 2 is achieved at 300 K (open circles). Nitridation of the gate oxide has a great effect on the enhancement of the oxide reliability as well as the increase of the channel mobility, suggesting that the quality of SiO 2 is improved as well as that of the MOS interface by N 2 O anneal. At higher temperatures of 353 K (squares) and 423 K (triangles), the decrease of Q BD is clearly observed for both samples with and without N 2 O anneal. 
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Summary N 2 O annealed inversion-type 4H-SiC MOSFETs have been fabricated to investigate the effect of nitridation on the channel mobility. Although the mobility for the 900°C annealed MOSFET is comparable with that for non-annealed MOSFET, it is found that the higher anneal temperature results in the higher channel mobility. The highest field effect mobility of 30 cm 2 /Vs is achieved by 1150°C anneal for 3 h, which is about 20 times higher than that for non-annealed MOSFET. In order to investigate the oxide reliability, TDDB measurement has been performed on SiO 2 grown on n-type 4H-SiC. The Q BD of N 2 O annealed oxide is drastically improved, indicating that the nitridation results in remarkable enhancement of the oxide reliability. 
